A fully integrated 60-GHz transceiver for 802.11ad applications with superior performance in a 90-nm CMOS process versus prior arts is proposed and real based on a field-circuit co-design methodology. The reported transceiver monolithically integrates a receiver, transmitter, PLL Phase-Locked Loop) synthesizer, and LO (Local Oscillator) path based on a sliding-IF architecture. The transceiver supports up to a 16QAM modulation scheme and a data rate of 6 Gbit/s per channel, ZLWK DQ (90 (UURU 9HFWRU 0DJQLWXGH RI ORZHU WKDQ í G% 7KH UHFHLYHU SDWK DFKLHYHV D FRQ¿JXUDEOH FRQYHUVLRQ JDLQ RI a G% DQG D QRLVH ¿JXUH RI G% RYHU a *+] ZKLOH FRQVXPLQJ RQO\ P: RI SRZHU 7KH WUDQVPLWWHU DFKLHYHV D conversion gain of roughly 26 dB, with an output P 1dB RI G%P DQG D VDWXUDWHG RXWSXW SRZHU RI RYHU G%P FRQVXPLQJ mW of power from a 1.2-V supply. The LO path is composed of a 24-GHz PLL, doubler, and a divider chain, as well as an LO distribution network. In closed-loop operation mode, the PLL exhibits an integrated phase error of 3.3º rms (from 100 kHz to 100 MHz) over prescribed frequency bands, and a total power dissipation of only 26 mW. All measured results are rigorously loyal to the simulation.
Introduction
High-speed wireless communication and data streaming have become increasingly attractive in both academia and industry over the past decade. Wireless WUDQVFHLYHUV ZRUNLQJ LQ WKH *+] XQOLFHQVHG XOWUDZLGH EDQG DURXQG *+] KDYH GUDZQ VLJQL¿FDQW attention from scientists and engineers worldwide over the past five years [1] [2] [3] [4] [5] [6] [7] [8] . Next-generation WiFi in the IEEE802.11ad standard [9, 10] and next-JHQHUDWLRQ * PRELOH FRPPXQLFDWLRQ DUH FDSDEOH of supporting wireless applications such as realtime data synchronization, full-HD video streaming, and high-speed wireless links up to 10 Gbit/s with capacity boosting of 1 000 times and <1 ms of latency [11] [12] [13] [14] .
In addition to with the aggressive scaling of modern CMOS(Complimentary Metal-OxideSemiconductor) technology, the current gain cutoff frequency (f T ) and maximal oscillation frequency millimeter-wave (mm-wave) integrated circuits and transceivers feasible in CMOS technologies. This enables mass production, high integration, and cost reduction when compared with their compound and III-V counterparts >@ .
Challenges of 60-GHz CMOS circuit design include the performance degradation of active components (e.g., MOSFETs) and the serious parasitic effects of passive components (e.g., substrate
loss, fringe effects, the CRP (Current-Return-Path) of inductors [16] , a degraded quality factor (Q), and coupling between components with large footprints at the mm-wave frequency band, which prevents the accurate prediction of performance in measurements at a presilicon stage) >@ . In addition, the design margin is tight at such a high frequency; therefore, the accurate prediction of circuit performance from simulations based on a novel design methodology before tapeout is highly anticipated.
In this paper, a fully integrated 60-GHz CMOS [18] .
Transformers can also be easily designed with EM simulations and compactly laid out for matching and dc blocking purposes [19, 20] . On the other hand, active components (e.g. MOSFETs) are locally with compact footprint, which can be well described by parasitic extraction methodologies. Furthermore, global connection parasitics must be considered with the assistance of EM simulations. Eventually, the above discussions result in an EM-circuit co-design methodology, as shown in Fig.1 .
In the design paradigm shown in Fig.1 3 Circuit design of the 60-GHz transceiver
Transceiver architecture
The proposed transceiver adopts a super-heterodyne architecture [21] divide-by-2 divider [22] , as shown in Neutralization is used to improve the gain and stability of the differential pair, and the capacitance is optimize their noise performance [23] . A transformer is used for interstage matching and dc blocking purposes with an insertion loss of less than 1 dB.
In the design, all the T-lines are optimized based on the scalable model extracted from an EM simulation [18] , minimizing any exhausted iterations. The simulation in Fig.8 shows a 2-dB improvement 
Doubler and divider
The doubler extracts the second-order harmonic of 
Down-conversion mixers and PGA
Both down-conversion RF and IF mixers are designed with a double-balanced structure. To reduce the noise figure, two inductors are used at the drains of the tail MOSFETs in the RF mixer for series peaking, as shown in Fig.11 .
The main challenges of the PGA are the wideband and high-gain requirements in the analog baseband.
To attain wideband characteristics, a modified
Cherry-Hooper amplifier with a negative capacitive neutralization technique is employed, and a novel circuit technique for gain adjustment is also adopted.
In order to achieve gain control, each gm cell is partitioned into several unit cells, where digitally The structure of the PGA is shown in Fig.12 .The simulation shows a maximal and minimal gain of 48 dB and 20 dB, respectively, with a 3-dB bandwidth above 3 GHz in all corners, as shown in Fig.13 . 
Up-conversion mixers

Measurement results
The entire transceiver and stand-alone LNA, PA, and PLL are designed and realized using a standard 90-nm CMOS process. A die microphotograph of the WUDQVFHLYHU LV VKRZQ LQ )LJ Fig.16 shows the die microphotographs of the LNA. to 100 MHz over the four channels ranges from 3.3º
LNA
of f 2 /(ĭ rms ×Power) is adopted to evaluate the overall performance. Table 1 lists comparisons with state-ofthe-art PLL synthesizers. This work shows a superior FoM over prior work with remarkably low power and low K VCO variation, while with comparable phase noise and spur.
Transceiver
The transceiver is measured by an Agilent PNA-X network analyzer. The maximal conversion gains of the receiver over the three bands are measured as 62 dB, 63 dB, and 64 dB, which are <3 dB lower Comparisons between this and prior work are listed in Table 2 . Excellent performances with regard to conversion gain, bandwidth, noise figure, and nonlinearity are achieved over state-of-theart technology and a commercial SiGe chip, with a reasonably low power.
System demo for Gbit/s data streaming
A demo system based on the proposed 60-GHz CMOS transceiver chip was established for Gbit/s data streaming and wireless communication, as shown in 
